View W83C42_4546760.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

W83C42 keyboard controller publication release date: july 1994 - 1 - revision a3 general description the W83C42 keyboard controller is programmed to support the ibm a compatible personal computer keyboard serial interface. the keyboard controller receives serial data from the keyboard, checks the parity of the data, translates the scan code, and presents the data to the system as a byte of data in its output buffer. the controller will interrupt the system when data is placed in its output buffer. the byte of data will be sent to the keyboard serially with an odd parity bit automatically inserted. the keyboard is required to acknowledge all data transmissions. no transmission should be sent to the keyboard until acknowledge is received for the previous byte sent. winbond electronics corporation has developed a fast keyboard controller and bios to improve the performance of ibm pc/at a 386 ? dx/sx and 486 ? dx/sx machines and their compatibles. hardwire methodology is used in this keyboard controller instead of software implementation, as in the traditional 8042 keyboard bios. this enables the keyboard controller to respond instantly to all commands sent from the keyboard to the cpu bios. the keyboard controller enables popular programs such as autocad a , microsoft a windows ? 3.1, novell a , and other programs to run much faster. features supports ibm pc/at 386dx/sx and 486 dx/sx system designs runs much faster than traditional keyboard controllers host interface compatible with traditional keyboard controller 6mhz~12mhz operating frequency communicates with keyboard directly high - reliability cmos technology available packages: 40 - pin dip, 44 - pin plcc ibm and pc/at are registered trademarks of international business machines corporation. 386 and 486 are trademarks of intel corporation. autocad is a registered trademark of autodesk, inc. microsoft is a registered trademark and windows is a trademark of microsoft corporation. novell is a registered trademark of novell, inc. .com .com .com 4 .com u datasheet
W83C42 - 2 - pin configuration 39 40 1 2 3 4 5 6 7 34 35 36 37 38 30 31 32 33 8 9 10 11 12 13 14 15 26 27 28 29 21 22 23 24 25 16 17 18 19 20 t1 p27 (kdat) p26 (kclk) p17 (kinh) p15 (jump) p14 (ram) p13 p12 v dd p10 nc v p22 p21 (ga20) p20 (rc) t0 x x reset v cs rd a2 wr nc d0 d1 d2 d3 d4 d5 d6 dd d7 p16 (disp) p11 p25 (iemp) p24 (int) p23 out in dd 14 15 x x x x x x x x x x 40-pin dip x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x p24 p17 p16 p15 p14 nc p13 p12 p11 p10 nc cs v rd a2 wr nc nc d0 d1 d2 d3 39 38 37 36 35 34 33 32 31 30 29 7 8 9 10 11 12 13 14 15 16 17 6 v d d / r e s e t x o u t x i n t 0 n c v d d t 1 p 2 7 p 2 6 p 2 5 d 4 d 5 d 6 d 7 v s s n c p 2 0 p 2 1 p 2 2 p 2 3 v d d 44-pin plcc ss v ss v ss 5 4 2 1 44 43 42 41 40 3 18 19 20 22 23 24 25 26 27 28 21 .com .com .com .com 4 .com u datasheet
W83C42 publication release date: july 1994 - 3 - revision a3 pin description pin no. ( 40 - pin dip) pin no. ( 44 - pin plcc) i/o name function 1 2 i t0 k/b clock input 2 3 i x in crystal clock i/p 3 4 o x out crystal clock o/p 4 5 i reset chip reset 5 6 - v dd optional +5v power supply 6 7 i cs chip select 7 8 - v ss optional ground power 8 9 i rd i/o read 9 10 i a2 conne ct to address a2 10 11 i wr i/o write 11, 26 1, 12, 13, 23, 29, 34 - nc reserved 12, 13, 14, 15, 16, 17, 18, 19 14, 15, 16, 17, 18, 19, 20, 21 i/o d0 - d7 data bus d0 - d7 20 22 - v ss ground power supply 21 24 o p20 bit 0 of port 2 (rcb: system reset) 22 25 o p21 bit 1 of port 2 (ga20: gate a20) 23 26 i/o p22 bit 2 of port 2 24 27 i/o p23 bit 3 of port 2 25 28 - v dd optional +5v power supply 27 30 i/o p10 bit 0 of port 1 28 31 i/o p11 bit 1 of port 1 29 32 i/o p12 bit 2 of port 1 30 33 i/o p13 bit 3 of port 1 31 35 i p14 bit 4 of port 1 (ram jumper select) 32 36 i p15 bit 5 of port 1 (jump) 33 37 i p16 bit 6 of port 1 (display select) 34 38 i p17 bit 7 of port 1 (k/b inhibit switch) .com .com .com .com 4 .com u datasheet
W83C42 - 4 - pin description, continued pin no. ( 40 - pin dip) pin no. ( 44 - pin plcc) i/o name function 35 39 o p24 bit 4 of port 2 (obf o/p interrupt) 36 40 o p25 bit 5 of port 2 (i/p buffer empty) 37 41 o p26 bit 6 of port 2 (k/b clock o/p) 38 42 o p27 bit 7 of port 2 (k/b data o/p) 39 43 i t1 k/b data input 40 44 - v dd +5 v power supply block diagram receive hardwire select data buffer register register status port interface status input t0 t1 xout xin wr rd cs a2 d 0 - d 7 r64 scan code rom control logic reset p 1 0 p 1 1 p 1 2 p 1 3 p 1 4 (ram select) p 1 5 (manufacture mode) p 1 6 (display) p 1 7 (kbnh) p 2 0 (rc) p 2 1 (gate a20) p 2 2 p 2 3 p 2 4 p 2 5 p 2 6 (keyboard clock) p 2 7 control & buffer register buffer register output buffer register w60 w64 r60 input & output port interface output (keyboard data) control transmit transmit register .com .com .com .com 4 .com u datasheet
W83C42 publication release date: july 1994 - 5 - revision a3 ac timing no. description min. max. unit t1 address setup time from wr 0 ns t2 address setup time from rd 0 ns t3 wr strobe width 20 ns t4 rd strobe width 20 ns t5 address hold time from wr 0 ns t6 address hold time from rd 0 ns t7 data setup time 50 ns t8 data hold time 0 ns t9 gate delay time from wr 10 ns t10 rd to drive data delay 20 ns t11 rd to floating data delay 0 20 ns t12 data valid after clock f alling (send) 4 m s t13 k/b clock period 20 m s t14 k/b clock pulse width 10 m s t15 data valid before clock falling (receive) 4 m s t16 k/b ack after finish receiving 20 m s t17 rc fast reset pulse delay (8 mhz) 2 3 m s t18 rc pulse width (8 mhz) 6 m s t19 transmit timeout 2 ms t20 data valid hold time 0 m s t21 x in /x out period ( 6 - 12 mhz ) 83 167 ns .com .com .com .com 4 .com u datasheet
W83C42 - 6 - timing waveforms write cycle timing a2, cs wr t1 active t3 t5 t7 t8 data in t9 d0 - d7 a20 output port fast reset puls rc fe command t17 t18 read cycle timing a2, cs aen rd t2 t10 active t4 t6 t11 data out d0 - d7 .com .com .com .com 4 .com u datasheet
W83C42 publication release date: july 1994 - 7 - revision a3 send data to k/b start clock serial data t12 ( kclk ) ( kdat ) t14 t13 d0 d1 d2 d3 d4 d5 d6 d7 p stop t16 t19 receive data from k/b start clock ( kclk ) t15 t14 t13 d0 d1 d2 d3 d4 d5 d6 d7 p stop t20 serial data ( t1 ) xin/xout clock xin clk t21 absolute maximum rat ings parameter rating unit ambient operating temperature - 0 to +85 c storage temperature - 65 to +150 c supply voltage to ground potential - 0.3 to +7.0 v applied input/output voltage - 0.3 to +7.0 v power dissipation 50 mw note: exposure to conditions beyond those listed under absolute maximum ratings may adversely affect th e life and reliability of the device. .com .com .com .com 4 .com u datasheet
W83C42 - 8 - electrical character istics & capacitance (ta = 0 c to +70 c, v dd = +5v 5%) symbol description min. typ. max. unit v dd power supply 4.75 5.0 5.25 v t a operating temperature 0 25 70 v v ih high level voltage for ttl min. i/p 2.0 v dd v v il low level voltage for ttl max. i/p - 0.3 0.8 v v oh high level voltage for ttl min. o/p v dd - 0.5 v v ol low level voltage for ttl max. o/p 0.5 v r ip min. i/p resist 10k w i li i/p leakage current - 10 10 m a i lo o/p leaka ge current - 10 10 m a i ol o/p sink current 4 ma c l o/p load capacity 15 50 pf status register the status register is an 8 - bit read - only register at i/o address hex 64 that holds information about the state of the keyboard controller and interface. it may be read at any time. bit bit description function 0 output buffer full 0: output buffer empty 1: output buffer full 1 input buffer full 0: input buffer empty 1: input buffer full 2 system flag this bit may be set to 0 or 1 by writing to the system flag bit in the command byte of the keyboard controller. it is set to 0 after a power - on reset 3 command/data 0: data byte 1: command byte 4 inhibit switch 0: keyboard is inhibited 1: keyboard is not inhibited 5 transmit time out 0: no transmit time out error 1: transmit time out error .com .com .com .com 4 .com u datasheet
W83C42 publication release date: july 1994 - 9 - revision a3 status register, continued bit bit description function 6 receive time out 0: no receive time out error 1: receive time out error 7 parity error 0: odd parity (no error) 1: even parity (error) output buffer the output buffer is an 8 - bit read - only register at i/o address hex 60. the keyboard controller uses the output buffer to send the scan code received from the keyboard and data bytes required by command to the system. the output buffer should be read only when the output buffer full bit in the register is 1. input buffer the input buffer is an 8 - bit write - only register at i/o address hex 60 or 64. writing to address hex 60 sets a flag that indicates a data write; writing to address hex 64 sets a flag that indicates a command write. data written to i/o address hex 60 are sent to the keyboard (unless the keyboard controller is expecting a data byte) following the controller's input buffer only if the input buffer full bit in the status register is set to 0. i/o ports the keyboard controller has two 8 - bit i/o ports and two test inputs. one of the ports is assigned for input and the other for output. the controller uses the test inputs to read the state of the keyboard's clock line and data line. the following figures show bit definitions for the input, output, and test - input ports. (a) input port definitions bit function 0 undefined 1 undefined 2 undefined 3 undefined 4 ram on system board 0: disable 2nd 256 kb of system board ram 1: enable 2nd 256 kb of system board ram 5 manufacturing jumper installed 0: manufacturing jumper 1: jumper not installed .com .com .com .com 4 .com u datasheet
W83C42 - 10 - input port definitions, continued bit function 6 display type switch 0: primary display attached to color/graphics 0: primary display attached to monochrome 7 keyboar d inhibit switch 0: keyboard inhibited 1: keyboard not inhibited (b) output port definitions bit function 0 system reset 1 gate a20 2 undefined 3 undefined 4 output buffer full 5 input buffer empty 6 keyboard clock (output) 7 keyboard data (output) (c) test - input definitions bit function 0 keyboard clock (input) 1 keyboard data (input) .com .com .com .com 4 .com u datasheet
W83C42 publication release date: july 1994 - 11 - revision a3 commands (i/o address hex 64) command function 20 read command byte of keyboard controller 60 write command byte of keyboard controller bit bit d efinitions 7 reserved 6 ibm pc compatible mode 5 ibm pc mode 4 disable keyboard 3 inhibit override 2 system flag 1 reserved 0 enable output buffer full interrupt aa self - test bit bit def initions 00 no error detected 01 k/b clock line is stuck low 02 k/b clock line is stuck high 03 k/b data line is stuck low 04 k/b data line is s tuck high ab interface test ad disable keyboard feature ae enable keyboard interface c0 read input port d0 read output port d1 write output port e0 read test inputs f0 - ff pulse output port .com .com .com .com 4 .com u datasheet
W83C42 - 12 - application circuit asynchronous x1 2 x2 3 reset 4 t0 1 t1 39 a2 9 cs 6 v 5 rd 8 wr 10 d0 12 d1 13 d2 14 d3 15 d4 16 d5 17 d6 18 d7 19 7 v 25 p10 27 p11 28 p12 29 p13 30 p14 31 p15 32 p16 33 p17 34 p20 21 p21 22 p22 23 p23 24 p24/ob 35 p25/bf 36 p26/kclk 37 p27/kdat 38 nc 11 resetb sa2 display type switch ram select jumper manufacturing mode jumper keyboard inhibit switch keyboard interrupt rcb gate a20 keyboard clock keyboard data iowb iorb d0 - d7 1 2 u?a 74als04 1 2 u?a 7407 keyboard clock keyboard data vcc 3 4 u?b 7407 v ss dd dd v d d .com .com .com .com 4 .com u datasheet
W83C42 publication release date: july 1994 - 13 - revision a3 application circuit, continued synchronous x1 2 x2 3 reset 4 t0 1 t1 39 a2 9 cs 6 rd 8 wr 10 d0 12 d1 13 d2 14 d3 15 d4 16 d5 17 d6 18 d7 19 p10 27 p11 28 p12 29 p13 30 p14/ram 31 p15/mod 32 p16/dis 33 p17/inh 34 p20/rcb 21 p21/a20 22 p22 23 p23 24 p24 35 p25 36 p26/kclk 37 p27/kdat 38 resetb pclk iowb iorb d0 - d7 sa2 keyboard clock keyboard data rcb gate a20 keyboard inhibit switch display type switch ram select jumper manfacturing mode jumper keyboard interrupt keyboard clock keyboard data v 1 2 u?a 74als04 1 2 u?a 7407 3 4 u?b 7407 v dd dd .com .com .com .com 4 .com u datasheet
W83C42 - 14 - package dimensions 40 - pin pdip 1. dimensions d max & s include mold flash or tie bar burrs. 2. dimension e1 does not include interlead flash. 3. dimensions d & e1 include mold mismatch and are determined at the mold parting line. 6. general appearance spec. should be based on final visual inspection spec. . 1.37 1.22 0.054 0.048 notes: symbol min. nom. max. max. nom. min. dimension in inch dimension in mm a b c d e a l s a a 1 2 e 0.050 1.27 0.210 5.33 0.010 0.150 0.016 0.155 0.018 0.160 0.022 3.81 0.41 0.25 3.94 0.46 4.06 0.56 0.008 0.120 0.670 0.010 0.130 0.014 0.140 0.20 3.05 0.25 3.30 0.36 3.56 0.540 0.550 0.545 13.72 13.97 13.84 17.02 15.24 14.99 15.49 0.600 0.590 0.610 2.29 2.54 2.79 0.090 0.100 0.110 b 1 1 e e 1 a 2.055 2.070 52.20 52.58 0 15 0.090 2.29 0.650 0.630 16.00 16.51 protrusion/intrusion. 4. dimension b1 does not include dambar 5. controlling dimension: inches. 15 0 seating plane e a 2 a a c e base plane 1 a 1 e l a s 1 e d 1 b b 40 21 20 1 44 - pin plcc 44 40 39 29 28 18 17 7 6 1 l c 1 b 2 a h d d e b e h e y a a 1 seating plane d g g e notes: symbol min. nom. max. max. nom. min. dimension in inch dimension in mm a b c d e h e l y a a 1 2 e b 1 h d g g d e on final visual inspection spec. 4. general appearance spec. should be based 3. controlling dimension: inches protrusion/intrusion 2. dimension b1 does not include dambar flash. 1. dimensions d & e do not include interlead 0.020 0.145 0.026 0.016 0.008 0.648 0.590 0.680 0.090 0.150 0.028 0.018 0.010 0.653 0.610 0.690 0.100 0.050 bsc 0.185 0.155 0.032 0.022 0.014 0.658 0.630 0.700 0.110 0.004 0.51 3.68 0.66 0.41 0.20 16.46 14.99 17.27 2.29 3.81 0.71 0.46 0.25 16.59 15.49 17.53 2.54 1.27 4.70 3.94 0.81 0.56 0.36 16.71 16.00 17.78 2.79 0.10 bsc 16.71 16.59 16.46 0.658 0.653 0.648 16.00 15.49 14.99 0.630 0.610 0.590 17.78 17.53 17.27 0.700 0.690 0.680 .com .com .com .com 4 .com u datasheet
W83C42 publication release date: july 1994 - 15 - revision a3 headquarters no. 4, creation rd. iii, science-based industrial park, hsinchu, taiwan tel: 886-3-5770066 fax: 886-3-5792646 http://www.winbond.com.tw/ voice & fax-on-demand: 886-2-7197006 taipei office 11f, no. 115, sec. 3, min-sheng east rd., taipei, taiwan tel: 886-2-7190505 fax: 886-2-7197502 winbond electronics (h.k.) ltd. rm. 803, world trade square, tower ii, 123 hoi bun rd., kwun tong, kowloon, hong kong tel: 852-27516023 fax: 852-27552064 winbond electronics north america corp. winbond memory lab. winbond microelectronics corp. winbond systems lab. 2730 orchard parkway, san jose, ca 95134, u.s.a. tel: 1-408-9436666 fax: 1-408-9436668 note: all data and specifications are subject to change without notice. .com .com .com 4 .com u datasheet

▲Up To Search▲

Price & Availability of W83C42

	To Download W83C42 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .